

ENTRANCE AT 27.18.12 ON 25 FEB 91)

OFF. PAGE LENGTH 19

OFF. PAGE LENGTH 78

175 2 RECEIVE BUFFER

176 2 TRANSMIT BUFFER

U.S. Patent & Trademark Office

P0012

177 2 FULL-LENGTH

178 2 TRANSMIT

179 2 RECEIVE BUFFER

180 2 TRANSMIT BUFFER

181 2 RECEIVE BUFFER

182 2 TRANSMIT BUFFER

183 2 RECEIVE BUFFER

184 2 TRANSMIT BUFFER

185 2 RECEIVE BUFFER

186 2 TRANSMIT BUFFER

187 2 RECEIVE BUFFER

188 2 TRANSMIT BUFFER

189 2 RECEIVE BUFFER

190 2 TRANSMIT BUFFER

191 2 RECEIVE BUFFER

192 2 TRANSMIT BUFFER

193 2 RECEIVE BUFFER

194 2 TRANSMIT BUFFER

195 2 RECEIVE BUFFER

U.S. Patent & Trademark Office

P0013

196 2 RECEIVE BUFFER, 1969, High speed synchronous/asynchronous local bus

197 2 TRANSMIT BUFFER, Robert L. Farrell, et al., 364/200, 229, 229.2,

198 2 RECEIVE BUFFER, 240.1, 240.8, 240.9, 242.3, 242.6, 242.92, 255.1,

199 2 TRANSMIT BUFFER, 255.1, 256.3, 271, 271.1, 271.5, 271.6, 271.8, 280,

200 2 RECEIVE BUFFER

201 2 TRANSMIT BUFFER, 1970, Push-pull serial bus coupled to a plurality of

202 2 RECEIVE BUFFER, detection circuit and arbitration circuit; Sean

203 2 TRANSMIT BUFFER, 364/825.5; 364/222.2, 228.3, 229, 229.2, 240,

204 2 RECEIVE BUFFER, 370/95.1; 371/12, 68.2; 375/36 [IMAGE AVAILABLE]

205 2 TRANSMIT BUFFER, 1971, Input/output command processor; Powell L.

206 2 RECEIVE BUFFER, 364/200, 223.8, 223.9, 228.3, 228.5, 234,

207 2 TRANSMIT BUFFER, 242.3, 242.5, 244, 244.3, 248.2, 252, 263, 264,

208 2 RECEIVE BUFFER, U.S. Patent & Trademark Office

P0014

209 2 TRANSMIT BUFFER, 1971, High speed parallel bus and data transfer

210 2 RECEIVE BUFFER, et al., 364/200, 222.2, 228.3, 228.7, 228.9, 235,

211 2 TRANSMIT BUFFER, 240.1, 240.5, 240.8, 241.2, 241.3, 242.3, 242.5,

212 2 RECEIVE BUFFER, 242.3, 244.7, 248.1, 260, 260.2, 263, 271.6, 284,

213 2 TRANSMIT BUFFER

214 2 RECEIVE BUFFER, 1972, Device interface controller for input/output

215 2 TRANSMIT BUFFER, 364/200, 223.8, 223.9, 228.3, 228.5, 234,

216 2 RECEIVE BUFFER, 242.3, 242.5, 244, 244.3, 248.2, 252, 263, 264,

217 2 TRANSMIT BUFFER

218 2 RECEIVE BUFFER, 1972, Input process sequence controller; Powell L.

219 2 TRANSMIT BUFFER, 364/200, 223.8, 223.9, 228.3, 228.5, 234,

220 2 RECEIVE BUFFER, 242.3, 242.5, 244, 244.3, 248.2, 252, 263, 264,

221 2 TRANSMIT BUFFER, 255.1, 256.3, 271, 271.1, 271.5, 271.6, 271.8, 280,

222 2 RECEIVE BUFFER, 364/200, 222.2, 228.3, 228.7, 228.9, 235,

223 2 TRANSMIT BUFFER, 240.1, 240.5, 240.8, 241.2, 241.3, 242.3, 242.5,